Abstract -This paper presents an improved approach towards reducing the switching loss of insulated gate bipolar transistors (IGBTs) for a medium-capacity-class power conditioning system (PCS). In order to improve the switching performance, the switching operation is analyzed, and based on this analysis, an improved switching method that reduces the switching time and switching loss is proposed. Compared to a conventional gate drive scheme, the switching loss, switching time, and delay are improved in the proposed gate driving method. The performance of the proposed gate driving method is verified through several experiments.
Introduction
Recently, the interest in renewable energy has increased because of environmental problems and high oil prices. Renewable energy is classified based on the energy resources; and wind is one of the attractive renewable energy resources. Offshore wind-power systems can generate higher power than onshore wind-power systems because of strong and stable winds. For this reason, the capacities of offshore windmills and power conditioning systems (PCSs) have been increasing. For the offshore windmills, the neutral point clamped (NPC) topology has been largely adopted because of the advantage that it can be implemented within a limited space [1, 2] . In order to apply the NPC topology, gate drive units capable of stably driving large power are needed.
Insulated gate bipolar transistor (IGBT) is generally used for a medium-capacity-class PCS with a switching frequency of several tens of kHz. For a high capacity, the power stack is designed using IGBTs connected in series or in parallel. The performance of the IGBTs is determined by the gate drive. The switching characteristics and waveform control are also closely related to this performance. A poorly designed gate driver may damage the IGBTs and the peripheral circuit. Therefore, the gate driver should be designed in order to achieve the correct output for reliable operation. For high-voltage and high-capacity PCSs, performance of the IGBT gate driver is a critical issue because of the high possibility of causing a safety problem such as a short-circuit failure.
The IGBT gate drivers are classified into: those based on a passive driving method and those based on an active driving method. In the passive driving method, the IGBT gate drive circuits have fixed gate resistors. These resistors are selected to suppress the switching electromagnetic interference (EMI) to an acceptable level and limit the reverse-recovery current with minimal energy loss [3, 4] . While meeting these requirements, the passive driving methods fail to achieve a good performance (such as short switching delay and high efficiency). The gate drivers using these methods have low complexity and are inexpensive. However, the passive driving methods have high switching losses. It is important to minimize these losses, particularly, the converter switching loss for a high power capacity. To overcome the switching delay and switching loss problems, various active driving approaches have been proposed in the past [5] [6] [7] [8] [9] [10] [11] [12] [13] . The methods in [5] [6] [7] [8] [9] [10] have used multiple gate resistors to control the gate current during switching transients. These methods provide a simple and common way of adjusting the switching speed. The gate voltage control methods in [11] [12] [13] , control the gate current using gate voltage. In these methods, the generation of reference voltage is more complex than in the case of switchable resistors. These active gate drive methods can be classified into open-loop control and closed-loop control methods. With open-loop control, it is difficult to obtain the switching timing or target voltage under all operating conditions. For this reason, the closed-loop control method is used to generate a precise gate signal. This paper presents a gate drive unit with closed-loop control using the slope of the di/dt signal that can be obtained from the inductance between the kelvin-emitter and the power-emitter as shown in Fig. 3 . In the proposed method, the turn-on sequence is determined by the di/dt feedback signal. This analog feedback signal is converted to a digital signal for suppressing the switching noise, and the digital closed-loop control based on multiple gate resistors is created. The proposed gate drive method is experimentally verified and the results are presented in this paper.
IGBT Operation
The structure of a bipolar junction transistor (BJT) ensures that it has both majority and minority carriers available during the conductive phase. Therefore, the internal voltage drop of a BJT, when it is turned on, is less than that of a MOSFET with a comparable current and blocking voltage. In contrast, a MOSFET can be turned on at the gate with less current than a BJT, which requires a relatively high current to be maintained at ON state. The combination of the gate behavior of a MOSFET with the conduction behavior of a BJT results in an IGBT [14] .
Typical waveforms at turn-on and turn-off of an IGBT are sketched in Fig. 1 . The turn-on stage can be distinguished over seven periods as shown in Fig. 1(a) . The first stage is the OFF state, before the gate signal is applied. After the gate signal is applied, the gate current (i g ) charges the input capacitance (C GE ) and the gate-emitter voltage (V GE ) rises to V GE(th) . This is the second stage. However, the IGBT still does not switch current until V GE exceeds V GE(th) . Depending on the gate resistor, i g is determined and the duration of the second stage is also determined. This stage thus represents the turn-on delay. During this phase, the delay time (t d(on) ) can be estimated by neglecting parasitic inductances as GE(on) v GE(pl) v GE(th) v GE(off) 
where C ies (C ies = C GE + C GC ) is the input capacitance of the IGBT [7, 8] . The delay time is determined by the gate resistance or gate current. In this stage, the collect current has not appeared and V CE is maintained at V CC level. The actual turn-on process starts after V GE has reached V GE (th) . At this third stage, I c begins to increase and V CE begins to decrease. Because of a reverse-recovery current, I c exceeds I c(load) and V CE does not reach zero. From the equivalent circuit shown in Fig. 3 , the following relationships can be derived:
and L E2 represent the interconnection and bond-wire inductances of the gate, collector, kelvin-emitter and power-emitter respectively. C GE , C GC and C CE represent the parasitic capacitances between three terminals.
The collect-current rise slope can be described using (2) and (3) as
As shown in (4), the slope of current can be increased by selecting a smaller value for the gate resistor. The selection of the gate resistor is important to reduce the turn-on loss and the reverse-recovery current. At the fourth stage, V GE maintains the plateau voltage V GE(pl) . When the freewheeling diode is turned off, V CE starts to drop rapidly. At the fifth stage, the miller capacitance (C GC ) increases as the voltage decreases and is charged by i g ; V GE still remains at the V GE(pl) level. At the beginning of the sixth stage, the IGBT is fully turned on. The charge conducted to C GE induces an increase in V GE up to the gate signal voltage V GE(on) . The gate current (i g ) goes down to zero and V CE reaches V CE (sat) . At the seventh stage, i g is zero and the turn-on state is completed. The turn-off stages are shown in Fig. 1(b) . During the turn-off stages, the processes run in reverse direction. Fig. 1(b) shows the delay before the collectorvoltage rise, the overvoltage during the collector-current fall, and the tail phenomena at the end of the collectorcurrent fall occurring during the turn-off stages [3, [19] [20] [21] [22] [23] . Fig. 4 shows a block diagram of a passive gate drive unit which is widely used and accepted in the industry. The passive gate drive is composed of a current amplifier to charge the input capacitances of the IGBTs, and turn-on/off gate resistors for limiting the gate current [3, 4] . The gate voltages of the IGBTs are selected based on the output characteristics of the IGBTs.
Gate Driving Methods

Passive gate driving method
This gate drive unit has the advantage of a relatively low cost. However, the gate current cannot be varied. The gate current should be determined considering the turn-on loss and the freewheeling-diode current. In order to reduce the turn-on time, the gate current should be increased. However, this leads to increasing the reverse-recovery current at the turn-on state and the surge voltage at the turn-off state. Stable gate driving is possible by using the passive gate driving method. Because the passive gate driving scheme suppresses the surge voltage due to the parasitic inductance components in the commutation loop of the converter system, the voltages and currents are within the Safety Operation Area (SOA). However, there could be an increase in the turn-on/off delay and switching losses [9, 14] . The resistive push-pull gate driver, which consists of a switchable voltage source and turnon/off gate resistors, is a very simple and, thus, a widely used. The use of low-ohmic gate resistors leads to high absolute values of the gate current, which results in fast switching transients [28, 29] . Fig. 7 shows a block diagram of the gate driving scheme based on controlling the gate voltage or current. The gate voltage or current is controlled using a predetermined turn-on/off pattern such as a look-up table. The output profile is generated after analysis of the IGBT switching characteristics in each section [11, [14] [15] [16] . By this method, the switching losses can be reduced because the turn-on/off delay, di/dt and dv/dt at the constant output current region can be reduced. However, the switching characteristics may be changed by the collector current of the IGBTs or by the junction temperature. Therefore, the profile should be designed considering these adverse conditions. However, by this method, it is difficult to improve the switching efficiency in the entire operating area. Fig. 8 shows a block diagram of the closed-loop active gate driving method in which di/dt and dv/dt are controlled by digital and analog controllers [13, 17, 18] . The digital controller is operated by the feedback voltage of the emitter parasitic inductance, and the gate voltage is controlled during switching transients by the analog controller. However, configuring precise and real time control is difficult due to the conversion time and resolution of a digital-to-analog converter (DAC) and an analog-to-digital converter (ADC). For these reasons, the gate driving method, which operates at the next switching state using the information analyzed from the previous switching state, has been studied [18] . However, it is difficult to apply this method to a sudden load change or an unexpected accident. voltage source and the gate voltage is generated by the P/N-type MOSFETs. The upper and lower switches are operated complementarily. Using a combination of eight MOSFETs, the gate-emitter voltage (V GE ) is determined. 6 switches (S 1 -S 6 ) determine the gate terminal-voltage and two switches (S 7 , S 8 ) determine the emitter terminalvoltage. Positive or negative voltage is generated using a combination of these two terminal voltages. The gate resistance can be set by a combination of gate resistors (R 1 -R 8 ) which are connected to the MOSFETs. During turn-on or turn-off sequences, the gate resistance can be changed using combinations of these gate resistors. The proposed gate drive circuit can generate seven kinds of resistances during the turn-on and turn-off sequences. Fig. 10 shows the turn-on and turn-off switching waveforms when using different gate-resistance values. As shown in (4), when we select a small value for gate resistance, the slope of current is large and the time taken to reach the maximum load current is reduced accordingly. However, the diode reverse-recovery current becomes large. Therefore, in this case, the IGBT circuit should be designed considering the diode reverse-recovery current. Further, if a large gate resistance is selected, the slope of current is small and the diode reverse-recovery current is small accordingly. In this case, the switching time is longer and the switching loss larger.
Active gate driving method
Proposed Active Gate Driving Method
The voltage drop between the kelvin-emitter and the power-emitter parasitic inductance L E2 , of the IGBT, is given by the following equation:
As shown in (5), the slope of the current -di c /dt can be obtained by the voltage drop between the kelvin-emitter and the power-emitter. This voltage drop is used as a source of feedback for the proposed active gate driving method during the turn-on sequence. For the turn-off operation, the dv /dt, which is obtained from the external diode and resistor, is used as the feedback source.
By controlling the gate-resistor value, active gate driving control can be achieved. Increasing the value of the gate resistor causes an increased switching delay, and a softer switching transient. A lower di c /dt, which occurs with a larger gate resistance, increases the switching loss. Therefore, selecting a proper resistor value is important for improving the switching loss at each sector of the switching transient. Fig. 11 shows the block diagram of the proposed active gate driving method. The turn-on sequence of the proposed method are divided into three regions. During each of three intervals, the gate resistance is adjusted to a different value. In the turn-on sequence, the di c /dt signal is used to determine the switching region. In Fig. 12 , the switching waveforms of the proposed method are shown. In region I of the turn-on period, we set a small value for gate resistance in order to rapidly increase the gate-emitter voltage (v GE ) to the threshold voltage. In region II of turnon period, v GE has increased beyond the threshold voltage. In this period, a larger value for resistance is selected in order to reduce the spike voltage. The di c /dt signal is continuously detected and a digital signal is generated when the value of di c /dt is negative. If the collect current reaches the maximum, the digital output of di c /dt becomes zero. From this moment, region III starts. In region III of the turn-on period, a small resistance value is selected to rapidly decrease the collector-emitter voltage (v CE ) to the saturation voltage.
As illustrated in Fig. 13 , the operation mode of the proposed active gate driver is divided into five sectors. Before the gate signal injected, S 2 , S 4 , S 6 , and S 7 switches are turned on. And negative gate signal can be generated. In order to prevent a short circuit, dead time is injected as shown in Fig. 13 (b) before the turn-on operation. In the sector shown in Fig. 13 (c) , maximum gate current is injected for compensating turn-on delay. For generating the maximum gate current, minimum gate resistance is applied. Before the collector current is generated, this operation is kept up. In the sector in Fig. 13 (d) , for reducing the diode Fig. 12 . Switching waveforms of the proposed gate drive method Fig. 13 . Operation mode and gate current pass for proposed method at (a) sector from turn-off to t 1 , (b) sector from t 1 to t 2 , (c) sector from t 2 to t 3 , (d) sector from t 3 to t 4 , and (e) sector from t 4 to turn-on.
reverse recovery current, small gate current as the conventional method is generated. This operation mode is kept up until the digital signal is changed by di c /dt. After changing v id , the maximum gate current is injected to reduce the time to reach the steady state of collectoremitter voltage and collector current as shown in Fig. 13 (e). By this operation, the dv/dt of collector-emitter voltage is increased. And the intersection area of collector-emitter voltage v CE and gate current i c is decreased. Finally, the switching loss is decreased. Fig. 14 shows the gate current waveforms of conventional method and proposed method. At the initial turn-on section, both waveforms are similar. However, at the region III, gate current using proposed method is quite large. As mentioned above, due to the large gate current, the fast switching operation is made. Table 1 shows the specifications of MOSFETs which is applied for IGBT switching. Considering MOSFETs switching speed, the dead time is applied for the reliable switching operation as 0.1 usec. Fig. 15 shows a hardware prototype of the proposed active gate drive, and a test bench for validating the proposed active gate driving method. The proposed method is implemented on a Complex Programmable Logic Device (CPLD). The test bench consists of a 1-arm IGBT switch with the gate drive circuit. A 4.5-kV, 1,200-A IGBT (Mitsubishi CM1200HG-90R) is used. Fig. 16 shows a test configuration and the operation of the gate drive. Two pulse tests have been performed.
Experimental results
Conventional passive gate drive method
In order to analyze the switching characteristics of the turn-on stage, the passive gate drive test was performed by setting the gate resistance and the collector current as shown in Table 2 . Fig. 17 shows the waveforms of the pulse test in the conventional passive gate drive. As shown in Fig. 17 , the slope of di c /dt is determined by the gate resistance. When using the same resistance, the di c /dt has the same slope irrespective of the value of current. The slope of dv/dt is also affected by the gate resistance. Fig. 17(d) shows a comparison of the switching losses. All switching losses have the same slope and the loss is determined by the Fig. 15 . Picture of (a) gate drive board and (b) test bench current. Fig. 18 shows the waveforms when the gate resistance is varied with the current remaining the same. A small gate resistance generates a large gate current (i g ). This gate current charges the input capacitance (C GE ), and V GE rapidly rises to V GE (th) .
As a result of these operations, the switching time is shortened. However, the diode reverse-recovery current becomes large as shown in Fig. 18 . Therefore, it is important to design the gate resistance properly in the passive gate drive.
Proposed active gate drive method
The trade-off in the turn-on characteristics of the switching time, the peak reverse-recovery current, and the power dissipation is shown in Fig. 17 and Fig. 18 . As the gate resistance increases, the switching time and the dissipated energy also increases, while the reverserecovery current decreases. For the proposed active gate drive, different gate resistors are used in each region, whose values are determined by the di c /dt signal. Before the di c /dt signal becomes negative, the operation of the proposed method is similar to that of the conventional method as shown in Fig. 19 . It operates such that the resistance is set to be smaller when the di c /dt signal becomes negative. Fig. 19 shows a comparison of the conventional passive gate drive and the proposed active gate drive.
The switching time of the proposed method is shorter than that of the conventional method and V cc of the proposed method reaches zero more quickly even though the peak reverse-recovery is the same. Table 3 proposed active gate drive holds good over a wide range of current levels.
Conclusion
This paper presented an IGBT gate drive method for a medium-capacity-class PCS. The turn-on energy loss and switching time for a conventional method and the proposed method was analyzed, compared and presented in the paper. In the proposed active gate drive, the di c /dt signal was used to distinguish the switching region and a different gate resistor was selected in each region. The di c /dt signal generator and the configuration of the feedback loop are simple. An experimental set up was created, and several tests were carried out for verifying the proposed method and comparing it with the conventional method. The proposed method provided improved switching energy loss and switching time under a wide range of load conditions.
